

NANO, QUANTUM AND MOLECULAR COMPUTING: IMPLICATIONS TO HIGH LEVEL DESIGN AND VALIDATION

Edited by
SANDEEP K. SHUKLA
FERMAT Lab
Center for Embedded Systems for Critical Applications
Virginia Polytechnic and State University
Blacksburg, VA 24061
shukla@vt.edu

R. IRIS BAHAR
Division of Engineering
Brown University
Providence, RI
iris@lems.brown.edu

Kluwer Academic Publishers
Boston/Dordrecht/London

Contents

Dedication	v
Preface	ix
Foreword	xiii
Acknowledgments	xv
Part I Nano-Computing at the Physical Layer	
Preface	3
1	
Nanometer Scale Technologies: Device Considerations	5
<i>Arijit Raychowdhury and Kaushik Roy</i>	
1.1. Introduction	5
1.2. Silicon Nanoelectronics	6
1.3. Carbon Nanotube Electronics	11
1.4. Molecular Diodes and Switches	27
1.5. Conclusion	29
References	29
Part II Defect Tolerant Nano-Computing	
Preface	37
2	
Nanocomputing in the Presence of Defects and Faults: A Survey	39
<i>Paul Graham and Maya Gokhale</i>	
2.1. Background	40
2.2. Error Detection, Masking, and Reconfiguration	42
2.3. Non-Traditional Computing Models and Architectures	58
2.4. Tools	64
2.5. Summary	66
References	67
3	
Defect Tolerance at the End of the Roadmap	73
<i>Mahim Mishra and Seth C. Goldstein</i>	
3.1. Approaches for Achieving Defect Tolerance in the Nanometer Domain	76

3.2.	Technology	78
3.3.	Toolflow Required to Achieve Defect Tolerance	82
3.4.	Testing	85
3.5.	Placement and Routing	100
3.6.	Summary	103
3.7.	Acknowledgments	104
	References	104
4		
	Obtaining Quadrillion-Transistor Logic Systems Despite Imperfect Manufacturing, Hardware Failure, and Incomplete System Specification	109
	<i>Lisa J. K. Durbeck and Nicholas J. Macias</i>	
4.1.	Four Areas for New Research	110
4.2.	Cell Matrix Overview	115
4.3.	Example of Future Problems: Lower Reliability	120
4.4.	Summary, Conclusions	130
	References	131
5		
	A Probabilistic-based Design for Nanoscale Computation	133
	<i>R. Iris Bahar, Jie Chen, and Joseph Mundy</i>	
5.1.	Introduction	133
5.2.	MRF Design for Structural-based Faults	136
5.3.	Design for Signal-based Errors	149
5.4.	Future Directions	153
5.5.	Acknowledgments	155
	References	155
6		
	Evaluating Reliability Trade-offs for Nano-Architectures	157
	<i>Debayan Bhaduri and Sandeep K. Shukla</i>	
6.1.	Introduction	158
6.2.	Background	162
6.3.	Analytical Approaches for Reliability Analysis	173
6.4.	NANOLAB: A MATLAB Based Tool	178
6.5.	Reliability Analysis of Boolean Networks with NANOLAB	183
6.6.	NANOPRISM: A Tool Based on Probabilistic Model Checking	191
6.7.	Reliability Analysis of Logic Circuits with NANOPRISM	194
6.8.	Reliability Evaluation of Multiplexing Based Majority Systems	199
6.9.	Conclusion and Future Work	205
6.10.	Acknowledgments	207
	References	207
7		
	Law of Large Numbers System Design	213
	<i>André DeHon</i>	
7.1.	Introduction	213
7.2.	Background	215

<i>Contents</i>	vii
7.3. “Law of Large Numbers” Above the Device Level	216
7.4. Component and System Level LLN in Conventional Systems	217
7.5. Architectures with Sparing	218
7.6. Architectures with Choice	222
7.7. Unique Nanoscale Addressing via Statistical Differentiation	226
7.8. Generalizing Statistical Assembly	227
7.9. Fault Tolerance	237
7.10. Atomic-Scale System Stack	237
7.11. Summary	237
7.12. Acknowledgments	238
References	238
Part III Nano-Scale Quantum Computing	
Preface	245
8	
Challenges in Reliable Quantum Computing	247
<i>Diana Franklin and Frederic T. Chong</i>	
8.1. Quantum Computation	249
8.2. Error correction	253
8.3. Quantum Computing Technologies	256
8.4. Fabrication and Test Challenges	258
8.5. Architectural Challenges	260
8.6. Conclusions	263
8.7. Acknowledgements	264
References	264
9	
Origins and Motivations for Design Rules in QCA	267
<i>Michael T. Niemier and Peter M. Kogge</i>	
9.1. The Basic Device and Circuit Elements	268
9.2. Implementable QCA	279
9.3. Design Rules	283
9.4. Wrap up	292
References	292
10	
Partitioning and Placement for Buildable QCA Circuits	295
<i>Sung Kyu Lim and Mike Niemier</i>	
10.1. Preliminaries	296
10.2. Problem Formulation	300
10.3. Zone Partitioning Algorithm	303
10.4. Zone Placement Algorithm	306
10.5. Cell Placement Algorithm	308
10.6. Experimental Results	313
10.7. Conclusions and Ongoing Work	316
References	316

Part IV	Validation of Nano-Scale Architectures	
Preface		321
11		
Verification of Large Scale Nano Systems with Unreliable Nano Devices		323
<i>Michael S. Hsiao, Shuo Sheng, Rajat Arora, Ankur Jain and Vamsi Boppa</i>		
11.1.	Introduction	324
11.2.	Scalable Verification of Nano Systems	325
11.3.	Scalable Unbounded Model Checking	326
11.4.	Scalable Bounded Model Checking	338
11.5.	Verification in the Presence of Unknowns and Uncertainties	344
11.6.	Summary	347
11.7.	Acknowledgments	348
References		348
Biographies		352